4-Bit Number juggling Rationale Unit (ALU) with Convey Look Ahead Snake.


71 views
Uploaded on:
Category: Sales / Marketing
Description
2. Motivation. AbstractSpecificationsIntroductionALU OperationsDesign FlowDesign IssuesSchematicsLessons LearnedSimulation ResultsConclusions. 3. Conceptual. Effectively composed a 4-bit ALU with Carry Look Ahead Adder by utilizing Cadence CAD devices. The whole venture is composed towards AMI06 (0.6mm) process particular. The outline has effectively passed DRC and LVS, and met the coveted 200MHz
Transcripts
Slide 1

4-Bit Arithmetic Logic Unit (ALU) with Carry Look Ahead Adder Keli Wu Eng Boon Chong Li Chun Sum Yeung Advisor: David Parent May 2005

Slide 2

Agenda Abstract Specifications Introduction ALU Operations Design Flow Design Issues Schematics Lessons Learned Simulation Results Conclusions

Slide 3

Abstract Successfully composed a 4-bit ALU with Carry Look Ahead Adder by utilizing Cadence CAD apparatuses. The whole venture is outlined towards AMI06 (0.6 m) process detail. The configuration has effectively passed DRC and LVS, and also met the coveted 200MHz clock velocity, force and region imperatives.

Slide 4

4-bit ALU Specifications The planned ALU meets the accompanying determinations: Able to perform 4 Logic Operations and 8 Arithmetic Operations Operating Frequency: 200MHz Output DFF must have the capacity to drive 30fF.

Slide 5

Introduction An Arithmetic Logic Unit (ALU) is the crucial unit of any processing framework. It is part of the computerized PC equipment in which number juggling and rationale operations are played out The ALU planned can deal with two 4-bit contributions to create a required yield in light of the yield selector line. The complete rundown of the conceivable yields capacities are as recorded in the accompanying tables.

Slide 6

ALU Operations

Slide 7

Design Flows Create Schematics and formats for Nand, Nor, Xor, Carry Generators, Adder, flip-failure, and Mux in the Cadence device. Test the schematics rationale of every modules by utilizing NCVerilog. Fell the above single piece parts to shape 4-bit parts. Collected all the 4-bit parts together. Run the DRC, separated and LVS check to confirm the configuration. Investigated the circuit power and timing by utilizing Affirma.

Slide 8

Design Issues Implementation of long Boolean expressions for Carry Generators. Breakdown rationale level as opposed to utilizing AOI. 21 rationale levels, requires bigger gadgets for speedier spread postponement per rationale level. Transistors are estimated to have the same measurements with the goal that they fit together pleasantly. The conservative format requires watchful thought for sign steering.

Slide 9

4 Bit ALU Schematic

Slide 10

Layout

Slide 11

Verification-LVS Check

Slide 12

Logic Simulation Input A: 1000 Input B: 1T00

Slide 13

Power Simulation Power = 18.7 mW (Only the longest way, around 15% of the circuit, is exchanging.)

Slide 14

Lessons Learned Don\'t course in Poly Fix the LVS Error Use chain of command methodology Optimize transistor size to meet particular. Essential force steering.

Slide 15

Conclusions Our task has 1176 transistors and 21 terminals. The zone of our outline is around 390 m X 360 m. The force is roughly 131mW. The circuit can work up to 250MHz.

Slide 16

Acknowledgments Thanks to teacher David Parent for his direction and help all through the venture. Because of Cadence Design Systems for the VLSI Lab.

Recommended
View more...