Presentica
PRESENTATIONS
CONTACT
LOGIN
Upload File
Ievstafiy Slyusarenko
@ievstafiy
/
Senior Cost Accountant
/
Ukraine
1 Uploads
Presentations (1)
Joint Design Time and Post Silicon Optimization for Analog Circuits: A Case Study Using High Speed Transmitter
Previous
1
