Low Cost FPGA Digital Phase Follower Deserializer for Concentrated Serial Data Channels
This paper presents a low cost FPGA digital phase follower deserializer for concentrated serial data channels in HEP systems. The system supports user protocols such as 8B 10B and can achieve speeds up to 500 Mbps for TSO modules to PP modules and 140 Mbps for FPIX2 to PDCB.
- Uploaded on | 41 Views
-
hamzalind
About Low Cost FPGA Digital Phase Follower Deserializer for Concentrated Serial Data Channels
PowerPoint presentation about 'Low Cost FPGA Digital Phase Follower Deserializer for Concentrated Serial Data Channels'. This presentation describes the topic on This paper presents a low cost FPGA digital phase follower deserializer for concentrated serial data channels in HEP systems. The system supports user protocols such as 8B 10B and can achieve speeds up to 500 Mbps for TSO modules to PP modules and 140 Mbps for FPIX2 to PDCB.. The key topics included in this slideshow are Low cost FPGA, digital phase follower, deserializer, serial data channels, user protocol,. Download this presentation absolutely free.
